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Abstract— The high hole mobility of Ge makes it a strong
candidate for end of roadmap pMOSFETs and low interface
states have been achieved for the Al2O3/GeO2/Ge gate-stack. This
structure, however, suffers from significant negative bias temper-
ature instability (NBTI), dominated by positive charge (PC) in
Al2O3/GeO2. An in-depth understanding of the PCs will assist
in the minimization of NBTI and the defect energy distribution
will provide valuable information. The energy distribution also
provides the effective charge density at a given surface potential,
a key parameter required for simulating the impact of NBTI
on device and circuit performance. For the first time, this letter
reports the energy distribution of the PC in Al2O3/GeO2 on Ge.
It is found that the energy density of the PC has a clear peak
near Ge Ec at the interface and a relatively low level between
Ec and Ev. Below Ev at the interface, it increases rapidly and
screens 20% of the Vg rise.
Index Terms— Positive charges, energy distribution,
Al2O3/GeO2, Ge pMOSFETs, NBTI, aging, reliability.
I. INTRODUCTION
GERMANIUM has attracted much attention for end ofroadmap CMOS application, especially the pMOSFET
because of its high hole mobility [1]–[5]. Ge MOSFETs used
to suffer from the lack of a good native oxide and a high
level of interface states, but significant progress has been made
recently [1]–[5]. It has been reported that the interface state
density at the GeO2/Ge interface can be comparable with that
at SiO2/Si, if the interaction between GeO2 and Ge and GeO
evaporation can be controlled [3], [4]. Al2O3 has been used to
effectively suppress the GeO evaporation and Ge MOSFETs
with promising performance have been demonstrated with an
Al2O3/GeO2 gate stack [3], [4].
After achieving good initial performance, attention should
be paid to its reliability. The lifetime of Si pMOSFETs
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is limited by negative bias temperature instability (NBTI)
[6]–[11] and the Ge pMOSFET with Al2O3/GeO2 also suffers
from substantial NBTI. NBTI has two sources: generated
interface states and positive charges formed in the gate dielec-
tric by hole trapping, referred to as positive charge (‘PC’)
hereafter [6], [7], [9]. The PCs in Si MOSFETs have a
complex behavior and caused much confusion since 1970s [6],
[12]–[15]. There is little information on the PCs in
Al2O3/GeO2/Ge and to assist understanding, it is desirable
to know their energy distribution. This distribution also pro-
vides the PC density at a given surface potential needed for
simulating the NBTI impact on devices and circuits.
The objective of this letter is to report the energy distribution
of PCs in the Al2O3/GeO2/Ge system. We have recently
developed a technique that can probe the energy distribution
of PCs for Si MOSFETs [16] and it is adapted here for
Ge MOSFETs. The results show that the energy density of
PCs has a clear peak near the Ge Ec at the interface and is
substantially lower between Ec and Ev. Once below Ev at the
interface, however, it rises rapidly.
II. DEVICE AND EXPERIMENTS
A 700 nm Ge layer was prepared on a Si wafer, followed
by oxidation at 150 °C in atomic oxygen to form 1.2 nm
of GeO2. A 4 nm Al2O3 layer was then deposited and the
SiO2 equivalent oxide thickness is 2.35 nm. After the gate
metallization with a 10 nm PVD TiN layer, the pMOSFETs
were annealed in forming gas at 350 oC for 20 min. The
channel length and width is 1 μm and 50 μm, respectively.
The test started with recording the reference Is–Vg at
Vd = −100 mV from a gate pulse edge of 5 μs and trapping
during this measurement is negligible [17], [18]. The reference
threshold voltage, i.e. Vtho, was extracted by extrapolating
from the maximum transconductance.
After stressing and charging at Vgst, |Vg| was reduced
from |Vgst| to a base level of |Vdischarge,1| for discharge
by using the waveform in Fig. 1(a). During discharge, the
device was pulsed from |Vdischarge,1| to monitor the Vth
shift, i.e. Vth, at a constant Is = 100 × W/L nA. Once
Discharge,1 completes, Vg was stepped to |Vdischarge,2| and
the same procedure was applied. This allows the extraction
of oxide charges as a function of the base discharge volt-
age. A pulse edge time of 5 μs was fast enough to freeze
discharging [19]. The effective density of positive charges,
Nox, defined in section III, versus discharging time is given
in Fig. 1(b). Fig. 1(b) shows that the discharge mainly occurs
within 1 sec, so that a discharge time of 1 sec will be used for
each Vdischarge hereafter. Fig. 1(c) gives the Vth at 1 sec
of discharge versus Vdischarge. The variation of Vth with
Vdischarge is significant.
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Fig. 1. (a) The Vg waveform; (b) The discharging against time under each Vdischarge; and (c) The Vth at the end of each discharge period against
Vdischarge. The device was stressed at Vgst = −2.8 V, 20 °C, for 3000 sec.
Fig. 2. (a) A schematic energy diagram before (dashed lines) and after (Solid lines) Vdischarge stepping towards positive. After the stepping, the PCs in
the shaped region is below Ef and will be discharged. (b) The Ef-Ev against Vg−Vth for converting each Vdischarge to an Ef-Ev. (c) The typical energy
distribution of PCs per unit area, Nox. (d) The corresponding energy density, Dox. The device was stressed at Vgst = −2.8 V, 20 °C, for 3000 sec.
III. RESULTS AND DISCUSSION
The principle of the probing technique is illustrated in
Fig. 2(a). When Vdischarge was stepped towards positive, the
PCs in the shaded area fell below Ef and discharged [16], [20].
By varying Vdischarge over a large range, Ef can be swept
from below Ev to above Ec at the interface. It should be
pointed out that the quantization effect leads to a deviation of
ground state energy levels from the Ec and Ev at the interface
in Fig. 2(a). The ‘Ec’ and ‘Ev’ were used here to represent
band bending, following common practice [21].
To obtain the energy distribution, Vdischarge should be
converted to Ef-Ev at the interface. This relationship was
obtained from a 1D Schrödinger-Poisson simulator [22] and
the result is given in Fig. 2(b). It should be noted that the
horizontal axis of Fig. 2(b) is Vg−Vth and Vth = Vtho+Vth
varies during discharging.
Fig. 2(c) plots the effective density of PCs, i.e. Nox,
versus Ef-Ev, evaluated from Nox = Cox × Vth/q −
Nit, where Nit is the number of generated interface states
charged at Is = 100 × W/L nA [16]. For a given stress
level, Nit does not change with Vdischarge, since Vth
was always measured at the same source current for all
Vdischarge. The interface states were measured by the charge
pumping method at 1 MHz, a rise/fall time of 20 ns, and
an amplitude of 1.0 V. Their density pre- and post-stress is
6.12 × 1011 cm−2, 1.08 × 1012 cm−2 and the generated ones
are 4.68 × 1011 cm−2, one order of magnitude less than the
Nox in Fig. 2(c), so that the NBTI of Al2O3/GeO2/Ge is
dominated by PCs. Their effect has been taken into account
in evaluating the energy distribution of PCs [16].
The energy density of PCs is evaluated from
Dox = −d(Nox)/d(Ef-Ev) and a typical result is given in
Fig. 2(d). As Ef-Ev at the interface increases, Fig. 2(c) shows
that Nox initially decreases rapidly, resulting in a high
Dox in the order of 1013 cm−2eV−1. As Ef approaches
Ev, however, the declining rate of Nox reduces sharply.
To assess how the PCs below Ev affect device operation,
Fig. 1(c) shows that Ef = Ev occurs at Vg = −1.55 V.
As a result, the hole traps below Ev are neutral and have no
effect on devices with an operational |Vg|<1.55 V. For higher
operation |Vg| however, some PCs will be positively charged,
reducing the driving |Vg−Vth|. For example, if |Vg| increases
from 2 to 2.5 V, Fig. 1(c) shows that 0.1 V. i.e. 20% of the
|Vg| -increase, will be used to compensate the PCs.
When Ef moves above Ev, Fig. 2(c) shows a slope change,
leading to a low level of Dox between Ev and Ec. As Ef
approaches Ec, however, the declining rate of Nox picks up
again, before the second slope change above Ec. This creates
a clear peak of ∼1013 cm−2eV−1 in Dox near Ec. The PCs
near Ec will be charged under an operation Vg and cause
significant NBTI for Al2O3/GeO2/Ge pMOSFETs.
To explore the relation between the PCs below Ev and those
above Ev, Fig. 3 shows a comparison of their dependence on
stress time. It is clear that, at short time (the symbol ‘ ’),
PCs are negligible above Ev, but substantial below Ev. As
stress time increases, the PCs above Ev increase, but they
do not shift up in parallel. To show that the PCs below Ev
are insensitive to stress time, the top-dashed curve is used
as an eye-guide for the top data-set with a stress time of
10 ksec. It is then shifted downward in parallel, showing
good agreement with the data-set at 5 ms. It means that the
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Fig. 3. A comparison of Nox (a) and Dox (b) after different stress time
under Vgst = −2.8V at 20 °C. The top dashed curve is an eye-guide for
the top data-set at ts = 10 ks. The other two dashed curves were a parallel
downward shift of the top dashed curve. The symbols were obtained on a
fresh device with a time for each point of 5 ms to minimize generation. The
Vg was swept from positive to negative direction for this dataset.
below-Ev PCs were already fully charged after only 5 ms. The
Dox near Ec, however, increases substantially after stress.
The different stress-time dependence of defects below Ev and
around Ec indicates that they could originate from different
defects, although the electrical measurements reported here
do not give direct information on their microscopic structure.
For SiO2/Si, it is reported that oxygen vacancy is a hole
trap [23], [24] and some hydrogen-related defects can form
different types of hole traps [9], [24], [25]. One may speculate
that oxygen vacancy and hydrogenous defects also exist in
the present Al2O3/GeO2/Ge sample, which awaits further
investigation [26].
IV. CONCLUSION
In this letter, the energy distribution of PCs in the
Al2O3/GeO2/Ge gate stack was characterized. The results
show that Vth can vary significantly when Ef was swept
from below Ev to above Ec at the Ge interface. The energy
density distribution has three features: a rapid rise when
moving below Ev at the interface, relatively low between Ev
and Ec, and a peak near Ec. The below- and above-Ev PCs
have different dependences on stress time: the charging of
below-Ev PCs is rapid and saturates, while it is slower and
does not saturate for the above-Ev PCs. The density can reach
1013 cm−2eV−1 below Ev and 20% of |Vg|-increases can be
screened by these PCs.
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